Academic Integrity: tutoring, explanations, and feedback — we don’t complete graded work or submit on a student’s behalf.

Study the ladder logic program in Figure 7-39 and answer the questions that foll

ID: 1715574 • Letter: S

Question

Study the ladder logic program in Figure 7-39 and answer the questions that follow: What type of timer has been programmed? What is the length of the time delay period? What is the value of the accumulated time when power is first applied? When does the timer start timing? When does the timer stop timing and reset itself? When input LS1 is first closed, which rungs are true and which are false? When input LS1 is first closed, state the status (on or off) 0f each output. When the timer's accumulated value equals the present value, which rungs are true and which are false? When the timer's accumulated value equals the present value, state the status (on or off) of each output. Suppose that rung 1 is true for 5 s and then power is lost. What will the accumulated value of the counter be when power is restored?

Explanation / Answer

a) Timer on delay means when timer reaches set delay time then output activated.

b) Time delay period is 10 sec

c) 0 sec

d) when timer activated through switch LS1.

e) When delay time is reached timer stop timing and reset itself.

f) LS1 first closed then SOL A on and SOL B off and R off and Y on.

g) rungs SOL A and Y are true and SOL B and R are false.

h) When timer reaches prset value then rungs SOL A and R are true and SOL B and Y are false.

i) accumulate value when power goes off after 5s is 5 sec