Figure 4 shows the waveforms for three input signals to be generated using a VHD
ID: 2073091 • Letter: F
Question
Figure 4 shows the waveforms for three input signals to be generated using a VHDL test bench to simulate a D Flip-Flop with one output Q. Write the component declaration and instantiation to be included in the test bench. Using the wait statement, write the process to generate the RESET signal shown in Figure 4. Write the statement that can be used within the VHDL test bench to check the output of the D flip-flop in the fifth clock cycle and report an error if it is not equal to the expected one.Explanation / Answer
RESET <= '0' ; WAIT FOR 18 ns;
RESET <= '1' ; WAIT FOR 20 ns;
RESET <= '0' ;