I need help with these three questions regarding electrical design circuit. Any
ID: 3349479 • Letter: I
Question
I need help with these three questions regarding electrical design circuit. Any help will be greatly appreciated.
5. One-hot FSMs require more flip-flops than binary coded state machines yet the trend is towards utilizing one-hot coded FSMs rather than binary coded machines. What is driving that trend?
8. Can an FSM be implemented utilizing any of the types of FFs or are there special FF for use in Mealy machines which differ from those used in Moore machines? If so, list the types that can only be used in a Mealy machine?
9. What is the difference between setup and hold times in a FF?
Explanation / Answer
[5] one-hot coded machines are fast.in one-hot speed is independent of the number of states.One-hot coded machines are easy to design. In some cases highly encoded machines may get slow down due to extra added states. this can be avoided in one-hot coded machines. Because it is optimal for all machines and Schematics can be captured and HDL code can be written directly from the state diagram without first requiring the generation of a state table. they are easily sythesizable using verilog or VHDL.One-hot increases the flip-flop usage (one per state) and decreases the width of combinatorial logic. It makes it easy to decode the next state, resulting in large FSMs.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
8] We can implement FSM (both mealy and moore) using any kind of FFs. We need to choose the flip-flops which results in lesser number of FFs and less cost.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
9]setup time is the minimum amount of time before clock's active edge that the data must be stable for it to be latched.
Hold time is the minimum amount of time after the clock's active edge during which data must be stable.